

FEATURES:

- RAD-PAK[®] technology-hardened against natural space radiation
- Total dose hardness:
 - > 100 krad (Si), depending upon space mission
- Excellent Single Event Effects - SEL_{TH} > 114 MeV/mg/cm²
 - SEU < 8 MeV/mg/cm²
- Package: -28 pin Rad-Pak Flat Pack
- Microprocessor compatible with readback capability
- 16-Bit monotonicity over temperature
- ±2 LSBs integral linearity error
- Unipolar or bipolar output
- Multiplying capability
- Low power (100 mW typical)

DESCRIPTION:

Maxwell Technologies' 7846 16-Bit DAC converter microcircuit features a greater than 100 krad (Si) total dose tolerance, depending upon space mission. The 7846 has $V_{\text{REF}_{+}}$ and V_{REE} reference inputs and an on-chip output amplifier which gives the option of unipolar or bipolar output. The 7846 uses a segmented architecture. The 4 MSBs in the DAC latch select one of the segments in a 16-resistor string. Both taps of the segment are buffered by amplifiers and fed to a 12-bit DAC, which provides a further 12 bits of resolution. This architecture ensures 16-bit monotonicity. Excellent integral linearity results from tight matching between the input offset voltages of the two buffer amplifiers. In addition to the excellent accuracy specifications, the 7846 also offers a comprehensive microprocessor interface. There are 16 data I/O pins, plus control lines (CS, R/W, LDAC and CLR). R/W and CS have readback function which allows writing to and reading from the I/O latch. Maxwell Technologies' patented RAD-PAK® packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, RAD-PAK provides greater than 100 krad (Si) radiation dose tolerance. This product is available with screening up to Class S.

All data sheets are subject to change without notice

Pin Symbol DESCRIPTION DB2-DB0 Data I/O pins. DB0 is LSB. 1-3 4 V_{DD} Positive supply for analog circuitry. This is +15V nominal. V_{OUT} 5 DAC output voltage pin. Input to summing resistor of DAC output amplifier. This is used 6 R_{IN} to select output voltage ranges. $V_{\text{REF}+}$ 7 V_{REF+} Input. The DAC is specified for $V_{REF+} = +5V$. 8 V_{REF-} $V_{\text{REF-}}$ Input. For unipolar operation connect $V_{\text{REF-}}$ to 0V and for bipolar operation connect it to -5V. The device is specified for both conditions. 9 Negative supply for the analog circuitry. This is -15V nominal. V_{SS} 10-19 DB15-DB6 Data I/O pins. DB15 is MSB. DGND 20 Ground pin for digital circuitry. 21 $V_{\rm CC}$ Positive supply for digital circuitry. This is +5V nominal. 22 R/W R/W Input. This can be used to load data to the DAC or to read back the DAC latch contents. CS 23 Chip select input. This selects the device. CLR 24 Clear Input. The DAC can be cleared to 000...000 or 100...000. 25 LDAC Asynchronous load input to DAC. 26-28 DB5-DB3 Data I/O pins.

TABLE 1. 7846 PINOUT DESCRIPTION

Parameter	Min	Max	Unit
V _{DD} to DGND	-0.3	+17	V
V _{CC} to DGNDpcvc			V
V _{SS} to DGND	-17	+0.3	V
V _{REF+} to DGND	-25	+25	V
V _{REF-} to DGND	-25	+25	V
V _{OUT} to DGND ²	-25	+25	V
R _{IN} to DGND	-25	+25	V
Digital Input Voltage to DGND	-0.3	V _{CC} +0.3	V
Digital Output Voltage to DGND	-0.3	V _{CC} +0.3	V
Power Dissipation (Any Package) To +75 °C Derates above +75 °C		1000 10	mW mW/°C
Thermal Inpedance	Θ_{JC}	2.78	°C
Operating Temperature Range	-55	+125	°C
Storage Temperature Range	-65	+150	°C

TABLE 2. 7846 ABSOLUTE MAXIMUM RATINGS ¹

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress
rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may
affect device reliability. Only one absolute maximum rating may be applied at any one time.

2. V_{OUT} may be shorted to DGND, V_{DD} , V_{SS} and V_{CC} provided that the power dissipation of the package is not exceeded.

Parameter	VARIATION
I _{DD}	±10% of value specified in Table 4.
I _{EE}	±10% of value specified in Table 4.
I _{CC}	±10% of value specified in Table 4.

TABLE 3. DELTA LIMITS

7846

Table 4. 7	7846 Electrical	SPECIFICATIONS ¹

(V_{CC} = +5 V ±5%, T_A = -55 to +125°C)

	$(v_{CC} = +5 v \pm 5\%, 1_A = -5)$			
Parameter	Test Conditions/Comments	Subgroup	Т _А =-55 °С то +125 °С	Unit
RESOLUTION			16	Bits
UNIPOLAR OUTPUT Relative Accuracy @ 25 °C - T_{MIN} to T_{MAX} Differential Nonlinearity Error Gain Error @ 25 °C - T_{MIN} to T_{MAX} Offset Error @ 25 °C - T_{MIN} to T_{MAX} Gain TC ² Offset TC ²	$V_{\text{REF.}}=0V$, $V_{\text{OUT}}=0V$ to +10V 1LSB=153 μ V Guaranteed Monotonic V_{OUT} Load= 10M Ω	1 2, 3 1 2, 3 1 2, 3 1 2, 3	$ \pm 16 \\ \pm 16 \\ \pm 1 \\ \pm 12 \\ \pm 24 \\ \pm 12 \\ \pm 24 \\ \pm 2 \\ \pm 2 $	LSB typ LSB max LSB max LSB typ LSB max LSB typ LSB max ppm FSR/°C typ ppm FSR/°C typ
$\begin{array}{c} \text{BIPOLAR OUTPUT} \\ \text{Relative Accuracy @ 25 °C} \\ \text{-} T_{\text{MIN}} \text{ to } T_{\text{MAX}} \\ \text{Differential Nonlinearity Error} \\ \text{Gain Error @ 25 °C} \\ \text{-} T_{\text{MIN}} \text{ to } T_{\text{MAX}} \\ \text{Offset Error @ 25 °C} \\ \text{-} T_{\text{MIN}} \text{ to } T_{\text{MAX}} \\ \text{Bipolar Zero Error @ 25 °C} \\ \text{-} T_{\text{MIN}} \text{ to } T_{\text{MAX}} \\ \text{Gain TC }^2 \\ \text{Offset TC }^2 \\ \text{Bipolar Zero TC }^2 \\ \end{array}$	$V_{\text{REF.}}=-5V, V_{\text{OUT}}=-10V \text{ to }+10V$ $1LSB=305\mu V$ Guaranteed Monotonic $V_{\text{OUT}} \text{ Load}=10M\Omega$ $V_{\text{OUT}} \text{ Load}=10M\Omega$	1 2, 3 1 2, 3 1 2, 3 1 2, 3	$ \begin{array}{c} \pm 6 \\ \pm 8 \\ \pm 1 \\ \pm 6 \\ \pm 16 \\ \pm 6 \\ \pm 16 \\ \pm 6 \\ \pm 16 \\ \pm 2 \\ \pm 2 \\ \pm 2 \\ \pm 2 \end{array} $	LSB typ LSB max LSB max LSB typ LSB max LSB typ LSB max LSB typ LSB max ppm FSR/°C typ ppm FSR/°C typ
REFERENCE INPUT Input Resistance V _{REF+} Range V _{REF-} Range	Resistance from $V_{REF^{-}}$ to $V_{REF^{+}}$ Typically 30k Ω	1, 2, 3	20 40 V _{SS} + 6 to V _{DD} - 6 V _{SS} + 6 to V _{DD} - 6	$egin{array}{c} K \Omega \ min \ K \Omega \ max \ V \ V \end{array}$
OUTPUT CHARACTERISTICS Output Voltage Swing Resistive Load ⁶ Capacitive Load ⁶ Output Resistance ⁶ Short Circuit Current ⁶	To 0V To 0V To 0V or Any Power Supply	1, 2, 3	V _{SS} + 4 to V _{DD} - 3 3 1000 0.3 ±25	V max $k\Omega$ min pF max Ω typ mA typ
DIGITAL INPUTS V _{IH} (Input High Voltage) V _{IL} (Input Low Voltage) I _{IN} (Input Current) ⁶ C _{IN} (Input Capacitance) ⁶		1, 2, 3	2.4 0.8 ±10 10	V min V max µA max pF max
DIGITAL OUTPUTS V _{OL} (Output Low Voltage) V _{OH} (Output High Voltage) Floating State Leakage Current Floating State Output Capacitance ⁶	$I_{SINK} = 1.6mA$ $I_{SOURCE} = 400\mu A$ DB0-DB15 = 0 to V _{CC}	1, 2, 3	0.4 4.0 ±10 10	V max V min µA max pF max

02.19.02 Rev 4

All data sheets are subject to change without notice 4

TABLE 4. 7846 ELECTRICAL SPECIFICATIONS ¹

 $(V_{CC} = +5 \text{ V} \pm 5\%, \text{ T}_{A} = -55 \text{ to} +125^{\circ}\text{C})$

Parameter	Test Conditions/Comments	Subgroup	Т _А =-55 °С то +125 °С	Unit
POWER REQUIREMENTS ³ V _{DD} V _{SS} V _{CC} I _{DD} I _{SS} I _{CC} Power Supply Sensitivity ⁴ Power Dissipation	+11.4/+15.75 -11.4/-15.75 +4.75/+5.25 V _{OUT} Unloaded V _{OUT} Unloaded V _{OUT} Unloaded	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3	5 5 1 2 100	V min/V max V min/V max V min/V max mA max mA max MA max LSB/V max mW typ

1. Minimum load is 3k Ω .

2. Sample tested to ensure compliance.

3. 7846RP is functional with power supplies of $\pm 12V$. See typical performance curves.

4. Sensitivity to Gain Error, Offset Error and Bipolar Zero Error to $V_{\text{DD}},\,V_{\text{SS}}$ variations.

6. Guaranteed by design

$(v_{CC}^{2} = +5 v_{ES}^{2}), r_{A}^{2} = -55 (0 + 125 C)$				
Parameter	Test Conditions	T _A =25°C	$\mathrm{T_{A}=T_{MIN}}~\mathrm{to}~\mathrm{T_{MAX}}$	Unit
Output Settling Time	To 0.006% FSR. V_{OUT} loaded. V_{REF} =0V.	7	7	µs max
	To 0.003% FSR. V_{OUT} loaded. V_{REF} =-5V.	9	9	µs max
Digital-to-Analog Glitch Impulse	DAC alternately loaded with 100000 and 011111. V _{OUT} unloaded.	400	400	nV-secs typ
AC Feed through	V _{REF-} =0V, V _{REF+} =1V rms, 10kHz sine wave. DAC loaded with all 0s.	0.5	0.5	mV pk-pk typ
Digital Feed through	DAC alternately loaded with all 1s and all 0s. CS High.	10	10	nV-secs typ
Output Noise Voltage Den- sity (1kHz-100kHz)	Measured at V_{OUT} . DAC loaded with 011101111. $V_{REF+} = V_{REF-} = 0V$.	50	50	nV/(Hz) ^½ typ

TABLE 5. 7846 AC PERFORMANCE CHARACTERISTICS¹ ($V_{00} = +5 V + 5\%$, T₄ = -55 to +125°C)

1. Guaranteed by design.

$(V_{DD} = +14.25V \text{ to } 15.75V; V_{SS} = -14.25V \text{ to } -15.75V; V_{CC} = 4.75 \text{ to } 5.25V; unless otherwise specified)$				
Parameter	Test Conditions/Comments	Liмit At T _A =-55 °C то +125 °C	Unit	
t ₁	R/W to CS Setup Time	50	ns min	
t ₂	CS Pulse Width (Write Cycle)	190	ns min	
t ₃	R/W to CS Hold Time	50	ns min	
t ₄	Data Setup Time	120	ns min	
t ₅	Data Hold Time	0	ns min	
t ₆	Data Access Time	320	ns max	
t ₇	Bus Relinquish Time	10	ns min	
		90	ns max	
t ₈	CLR Setup Time	20	ns min	
t ₉	CLR Pulse Width	150	ns min	
t ₁₀	CLR Hold Time	0	ns min	
t ₁₁	LDAC Pulse Width	100	ns min	
t ₁₂	CS Pulse Width (Read Cycle)	330	ns min	

Table 6. 7846 Timing (CHARACTERISTICS ^{1,2,3,4}
------------------------	------------------------------------


 ΛI 14 25V/ TO 15 75V/: V 14 25V/ TO 15 75V/ V 1 75 TO 5 25V/

1. Guaranteed by design. All input control signals are specified with $t_R = t_F = 5$ ns (10% to 90% of +5V) and timed from a voltage level of 1.6V.

2. t₆ is measured with the load circuits of Figure 1 and defined as the time required for an output to cross 0.8V or 2.4V.

3. t₇ is defined as the time required for an output to change 0.5V when loaded with the circuits of Figure 2. Specifications subject to change without notice.

4. See Figure 3 on page 7.










FIGURE 3. 16-BIT DIGITAL TO ANALOG CONVERTER




02.19.02 Rev 4 All data sheets are subject to change without notice 7


7846

7846





Impulse without Internal Deglitcher






Figure 13. Typical Linearity vs. V_{DO}/V_{SS}




Figure 6. Large Signal Frequency Response




Figure 9. Digital-to-Analog Glitch Impulse with Internal Deglitcher (10 . . . 000 to 011 . . . 111 Transition)






Figure 12. Spectral Response of Digitally Constructed Sine Wave





28 PIN RAD-PAK[®] FLAT PACKAGE

Symbol	DIMENSION		
	Min	Nом	Мах
А	0.190	0.207	0.224
b	0.015	0.017	0.022
С	0.004	0.005	0.009
D		0.720	0.740
E	0.380	0.410	0.420
E1			0.440
E2	0.180	0.250	
E3	0.030	0.080	
е	0.050 BSC		
L	0.360	0.370	0.380
Q	0.062	0.073	0.081
S1	0.000	0.027	
Ν		28	

F28-02 Note: All dimensions in inches

02.19.02 Rev 4

All data sheets are subject to change without notice 9

Important Notice:

These data sheets are created using the chip manufacturers published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization.

The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information.

Maxwell Technologies' products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies.

Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies' liability shall be limited to replacement of defective parts.